The memory model of RISC-V is being formally verified, providing stronger guarantees than proprietary ISAs!
https://riscv.org/2017/04/risc-v-memory-consistency-model/
Related Posts
Zig shipped a RISC-V backend before AArch64!
I think RISC-V is doing really well in the technology enthusiast community.
https://news.ycombinator.com/item?id=44222212
Bril is a cute intermediate language for teaching (think simplified LLVM IR): https://www.cs.cornell.edu/~asampson/blog/bril.html
The idea of providing a standard JSON format to help students write basic passes is really elegant.
"Example Driven Development" using Glamorous and Pharo Smalltalk: https://medium.com/feenk/an-example-of-example-driven-development-4dea0d995920
Tests returning values and composing is a really interesting model. It establishes structure and shows which test failure is the most 'fundamental'.