A critique of RISC design, and why CPUs end up with custom instructions: https://blackhole12.com/blog/risc-is-fundamentally-unscalable/
(RISC-V has explicit support for extensions, so I think it will be less of an issue there. The idea that webassembly will make programs more portable is interesting.)
Related Posts
Zig shipped a RISC-V backend before AArch64!
I think RISC-V is doing really well in the technology enthusiast community.
https://news.ycombinator.com/item?id=44222212
One day I am going to reach the height of technological sophistication, and every clock in my house will handle daylight savings automatically.
I'm not there yet. I think modern appliances are getting better though.
(Does a microwave really need to know the current time?)
I'm adding a += operator to my programming language, because writing `x = x + 1` is tedious.
This opens the tricky design question of which operators should support this. Is += and -= sufficient, or do you expect things like >>= and **= to be available?