miniblog.

← Back to all posts
An ARM engineer has written an interesting critique of instruction and encoding choices in RISC-V, and how those decisions can impact implementations: